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[57] ABSTRACT
A gyrator circuit of the conventional configuration of
two amplifiers in a circular loop, one producing zero
- phase shift and the other producing 180° phase rever-
sal, in a circuit having medium Q composed of all field
effect transistors of the same conductivity type. The
current source to each gyrator amplifier comprises an
amplifier which responds to changes in current, with
the amplified signals fed back so as to limit current.
The feedback amplifier has a large capacitor con-
nected to bypass high frequency components and
thereby stabilize the output. The design makes possi-
ble fabrication of circuits with transistors of only one
conductivity, type, providing economies in manufac-
ture and use.
8 Claims, 3 Drawing Figures
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INTEGRATED P-CHANNEL MOS GYRATOR SUMMARY OF THE INVENTION
It is a primary object of this invention to provide an
ORIGIN OF THE INVENTION economically fabricated transistor gyrator circuit hav-
The invention described herein was made in the per- 5 ing a Q (quality factor) of approximately 100.
formance of work under a NASA contract and is sub- It is another primary object of this invention to pro-
ject to the provisions of Section 305 of the National vide a gyrator circuit having moderately high Q em-
Aeronautics and Space Act of 1958, Public Law ploying transistors of only one polarity.
85-568 (72 Stat. 435; 42 U.S.C. 2457). Similarly, it is an object of this invention to provide
BACKGROUND OF THE INVENTION '° 3 gyrat°r C'rCUit Wh'ch Ca" be read''y a"d economicallyBALK.GKUUINU Ur I Ht IN VhN 1 ION manufactured as an integrated circuit.
This invention relates to gyrator circuits and, more It is another, more specific object of this invention to
specifically, to such circuits comprising field effect provide a gyrator circuit which can be manufactured by
transistors of a single conductivity type, which design the potentially inexpensive p-channei metal oxide semi-
is particularly useful for integrated circuits. conductor process.
Gyrator circuits are circuits which reverse or invert Several gyrators in accordance with this invention
the apparent effect of circuit elements and thereby pro- could be integrated into one chip, which could be of
duce one impedance while actually employing an ele- advantage in filter design, where usually more gyrators
ment having the opposite impedance. Gyrators are now
 20 are necessary for one filter. Furthermore, the gyrator
of great importance to produce inductance from capac- could be integrated with other MOS circuits of the
itors rather than coils in integrated circuits, printed cir- same conductivity type, thus eliminating external con-
cuits, and the like since coils or similar elements are not nections and enhancing reliability,
readily produced in such circuitry and, in fact, are quite Although p-channel circuits are mentioned because
impractical in some instances. 25 of the inexpensive processes available, the design is not
Gyrator technology is at present somewhat active, at all limited to p-channel, as an all n-channel circuit
and includes various circuits employing voltage con- would perform essentially identically,
trolled current sources and circuits employing only Because the voltage gain of an FET amplifier does
field effect transistors (FETs) as the active elements. not degrade with decreasing supply current, operation
With the exception of the early designs and one recent 30 at low power levels is possible.
design, all of which have unsatisfactorily low Q, practi- In accordance with .this invention, the basic gyrator
cally all gyrators use a complementary design, which design comprises two, essentially similar FET gyrator
means they employ transistors of both polarities (pnp amplifiers, one connected to the other with phase in-
and npn transistors or, if field effect transistors, p- version and the other connected to the first without
channel and n-channel) in the same circuit. With such 35 phase change. Current to each amplifier is by a source
circuit designs, Q factors greater than 50 are obtained. associated with it in which changes in current are
sensed, amplified, and fed back to a control element of
The inventor of this application has previously been a transistor in the source in a manner to limit changes
thFinvgntorin~a United-States patent application titlgd_ in_currentjn the preferred embodiment the feedback
Gyrator Employing Field Effect Transistors, filed 1972, amplifier of the^curfermource contains a-relatively—
now U.S. Pat. No. 3,715,693, which provides a very large impedance connected to stabilize the response at
high Q using only FETs, based upon the voltage con- different frequencies.
trolled current source design (VCCS) of two VCCS cir- Other objects, features, advantages, and characteris-
cuits, one inverting and one non-inverting, which is the 45 tics of the invention will be apparent from the following
same underlying design upon which the instant inven- description of preferred embodiments, as illustrated
tion is based. But that previous invention does employ from the accompanying drawings.
OF THE DR^NOS
(10" ohms), metal oxide semiconductor field effect 50 FIG. 1 is an illustrative description of the general as-
transistors (MOS FETs) are well suited to VCCS gyra- pects of the preferred current source and the gyrator
tor circuits. But their output resistance varies inversely amplifier associated with it.
with drain current and their gain varies inversely with FIG. 2 is a circuit diagram of the preferred gyrator.
the square root of drain current. MOS FETs are espe-
cially useful for low power gyrators featuring high gyra- 55 FIG. 3 is an illustrative description of the general as-
tion resistance, but, to prevent reduction of the voltage pects of an alternative current source and the gyrator
gain and the output resistance, the drain current must amplifier associated with it.
be limited. Typically, drain current is supplied by a cur- DESCRIPTION OF THE PREFERRED
rent source, which in a conventional design was a Iran- FViRnniMFwri
sistor of opposite polarity or conductivity type, thus 60 tMBUL»iMt.iv i s
embodying a complementary design. \ Reference is made to FIG. 1, which is illustrative of
Accordingly, prior gyrators are not readily available the general aspects of the preferred circuit to provide
in integrated form since no satisfactory design using limited current to the gyrator amplifier by amplifica-
transistors of one conductivity type or polarity is tion and feedback at the source of current. In FIG. 1 a
known. Processes of production to make circuits with source of constant potential, —V, is connected to a re-
complementary FETs or bipolar transistors are signifi- sistor 11 and the other side of resistor 11 is connected
cantly more expensive. to the input of an amplifier 13.
3,840,829 - • •
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Resistor 11 at the point of connection to amplifier 13 tional to the reciprocal of the square root of I«, and
is also connected to the drain of a p-channel metal high amplification is obtained by limiting I,,,
oxide semiconductor field effect transistor 25. As previously indicated, in prior designs I« is typically
Field effect transistors may be perfectly symmetrical limited by providing a source of current to the gyrator
and reciprocal between source and drain. The source 5 amplifier employing transistors (which may be pnp or
and drain terminals, however, usually may still be iden- npn, or FET type, depending upon the specific circuit)
tified conceptually, and, accordingly, the terminals of complementary design, that is, transistors of both
generally are so identified in the terminology used polarities in the same circuit. It is a basic objective of
herein. The gate element is a control input to the field this circuit that such complementary design is avoided,
effect transistor and functions with the source to con- ' °
trol signals passed between the source and the drain. I" FIG. 2, the resistor 11 in FIG. 1 is seen to be imple-
The conductivity type of the transistor refers to the mented by an FET 21 connected as a diode. The por-
conductivity characteristics, whether the conventional lion in dotted outline 40 is the gyrator amplifier of the
N or P, of the source-to-drain channel of the transistor, inverting VCCS with its associated current source, and
and the main body of the transistor is of the opposite '5 the portion in dotted outline 42 is the current source
conductivity type. feedback amplifier for 40. Dotted outline 44 indicates
All of the transistors of the circuits of the preferred an inverter preceding the non-inverting VCCS. The
embodiments are of the same kind and conductivity portion in outline 46 is the gyrator amplifier and its as-
type, providing basic advantages in manufacturing and sociated current source of the non-inverting VCCS
use, as discussed elsewhere. Since they are essentially 20 having input terminal two, and portion 48 is the current
similar, each of the transistors in the preferred embodi- source feedback amplifier for 46.
ments will be referred to in the following discussion The circuit 1S reciprocal, and the input signal may
simply as FETs drive either the amplifier with phase reversal or the one
The source of FET 25 is connected to the drain of „ *ithout- Connection of an electrical element of a given
FET 27. As will be clear when FIG. 2 is discussed, FET 2S kl"dat the terml"al \ or,2 ln F1G 2 "uses the rec.pro-
27 is an amplifying element in a gyrator amplifier asso- fl ele.me"t to ^cHve\y appear at the other terminal
ciated with the current source which includes FET 25. l or ?' For exar"Ple' a conventional capac.tor con-
The gate of FET 27 is connected to terminal 1. The nected to *™inal 2 results m an ""^ ^ appearing
___ „_ . . , . . . „„ , . , . at terminal 1.
source of FET 27 is connected to resistor 29, which is -,n n ., , . . . .. . , ,
, ,
 JU
 Because of their largely identical arrangement and
. ., f. ,', . ., ,-,-.,.-, , . . . function, the individual elements of the two amplifiersIn the operation of the circuit of FIG. 1, an input sig- ... . ., . ,. „ . , , , ..
. . .
 K
. , , , .. . „ . T e, will be given the same numeral, followed by the letter
nal at terminal 1 changes the current flowing through
 a for ^^ assocjated wjth the inverting ,.fier
the source and dram of FET 27. Changes ,n current ap-
 and fc for corr ndi elements associate
6
d with the
pear across resistor 11, are amplified by amplifier 13
 35 non.inverting amplifier. In discussing the elements in a
and are fed back to the gate of FET 25 m an effective
 CQntext which ^ tQ ^  • ^  ,etters ^  ^ be
sense opposite to that of the changes m current. By this jfied. ,t should be understood that the discussions
mode of operation, changes in source-to-drain current
 herein wjth fd fo RGS j and 3 , jn all basjc
through FET 27 are greatly limited, and the amphfica-
 respects {o both VCCSs of the ator of me eferred
tion across FET 27 is kept high. 40 embodiment
With respect to the overall gyrator design, the pre- Connection from the junction of FETs 21 and 25 is
ferred embodiment of which is shown in FIG. 2, the
 by ,ine so to the gate of FET 52? the drain of which is
basic design employs the voltage controlled current connected directly to -V. The source of FET 52 is con-
source (VCCS) concept of two amplifiers, one invert-
 nected to diode-connected FET 54. The junction of
ing and one non-inverting, connected in a negative 45
 FETs g2 and 54 js connected to the gate of FET 56>
feedback loop. Such a basic design is a conventional
 The source of FET 56 is connected to O V, and the
one for gyrators, and an improved design employing
 drajn is connected to diode-connected FET 58. The
field effect transistors is described in my United States junction of FETs 56 and 58 is connected td the gate of
patent application titled Gyrator Employing Field Ef- FET 60 and is also connected to a capacitor 62, of rela-
fect Transistors, Ser. No. 236,281, filed Mar. 20, 1972, 50 tively large capacitance, the other side of which is con-
now U.S. Pat. No. 3,715,693. That design, however, nected to O V. The source of FET 60 is connected to
employs transistors of complementary conductivity, a Q V, and the drain is connected to diode-connected
disadvantage avoided in the instant design. FET 64. Line 66 is connected to the junctipn of FETs
The input and output resistance are designed to be 50 and 64, and to the gate of FET 25.
sufficiently high so that the circuit is essentially respon- 55 The output of the inverting gyrator amplifier is con-
sive to voltage and not current at the input. Because of nected on line 70 from the junction of FETs 25a and
their extremely high input resistance (10" ohms), 27a to terminal 2. Terminal 2 connects directly to the
metal oxide semiconductor FETs are well suited to gate of FET 72, the source of which is connected to O
such circuits. The output resistance, R0, of such a Iran- V, and the drain of which is connected to diode-
sistor is comparable to the output resistance of bipolar connected FET 74. The junction of FETs 72 and 74 is
transistors, and it varies approximately inversely with connected to the gate of FET 2Tb.
the drain current, ID, which reinforces the desirability The output of the non-inverting gyrator amplifier is
of the design criterion of limiting drain current. connected on line 76 directly to the gate of FET 27a.
Limitation of current across MOS FETs also pro- 55
duces high gain. The transconductance, gm, of the FETs In operation the gyrator amplification with current
is proportional to the square root of the drain current, limiting to the gyrator amplifiers is as discussed in con-
It,. Accordingly, the factor of amplification is proper- nection with FIG. 1. FETs 72 and 74 comprise an in-
- • • • • • - 3,840,829
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verter, and the two, interconnected VCCSs function G0 is the reciprocal of the output resistance of FET
together as a conventional gyrator of similar underlying 27 without emitter degeneration.
design. Similarly, the transconductance of the gyrator ampli-
Amplification of the current limiting feedback signal fier is: ^
is by line 50 to FET 52, which operates in a source fol- 5 _ _
lower mode. The signal is further amplified and in- Sour— gml gm 29
verted by FETs 56 and 60, and fed back on line 66. Ca- Except for the additional inverter comprising FETs
pacitor 62 provides a bypass path to O V of high fre- 72 and 74, the non-inverting VCCs is identical to the
quency components, thereby stabilizing the response of inverting VGCS. The inverter comprising FETs 72 and
the amplifier against changes in frequency. 10 74 is not stabilized by circuit connections, but rather
In a preferred form all of the transistors of the em- utilizes the inherent stability of the voltage gain in p-
bodiment of FIG. 2 are p-channel MOS FETs. The p- channel MOS amplifiers, which to a first approximation
channel production processes are at present potentially depends on the relative geometries of the FETs 72 and
advantageous economically. 74 only.
FIG. 3 illustrates a possible alternative embodiment, 15 In an experimental integrated circuit the voltage
which is somewhat more complicated. Whereas the gain, A/, of this inverter was 3.
current limiting feedback of the other embodiment was The transconductance of the non-inverting VCCS is:
negative, that of the embodiment of FIG. 3 is positive . . , . ,. , „(falling under the general description of "bootstrap- *"»' (non-mv.) = A/g,,,/l + R296gm
ping""). 20 The quality factor, Q, of the gyrator is given by:
In this embodiment the gate of FET 25 is connected A, gm
to one of the inputs of a differential amplifier 80, and = ~2~ ~G~« '
the gate is also connected to the output of the amplifier
80. The other input of amplifier 80 is connected to a dc I
voltage source 82, V0, the other side of which is con- 25 // l+g m Rt<>b\ ( ^+^igmRv.
nected to the junction of FETs 25 and 27. (V0 82 is an \\' + A^RnGa) \+ A^R^Go
offset voltage which determines the general or nominal •
dc current. In actual practice it may be replaced by a Measured Q values are given in the following table
diode-connected FET.) As in the FIG. 1 embodiment, for two values of supply voltage, Vs, and several values
FET 27 is connected through resistor 29 to ground. 30 of the gyration resistors R29.
The output conductance of the current source is sim- • '
ply the transconductance of FET 25, g,n, divided by the
gain of amplifier 80. Accordingly, drain current across v.v
FET 27 is greatly limited, as desired.
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With respect to FIG. 1, the small ac current I, which RI» (ohms)
flows in the current source, develops a voltage which
-isTed-back to FET-25 to produce an effectively,highjrn- Tjie_rneasured_results are within 20 percent of the
pedance, Z. By conventional circuit analysis: 40 theoretical valueToBtainea'by the preceding equation.
-7 _ i / _ i _ i ; r i / A D i _i_ i - \ \ t tT i \ D M Power consumption was 13.8 mW at Vs of 23 volts and
. Z - 1 /fts + 1 /[ 1 /A/0RM ] + [jW(T/A,0R ,,) ] 56 mW at V, of 28 volts. The maximum acvolta^at
Where: the'ports'is T5 volts and the efficiency is about 1 per-
g25 is the transconductance of FET 25; cent. Q enhancement begins to take effect at a fre-
A/0 is the low frequency amplification of amplifier 13; quency of approximately 1 KHz, but the circuit is us-
able up to several KHz with appropriate phase correc-
W is angular velocity in radians per second; and tion.
T is the time constant given by the value of the capac-
itor 62 (FIG. 2) times the resistance (approxi- CONCLUSION
mately 100K ohms) of the node to which capacitor Other variations of the invention described will be
62 is connected. apparent, and variations may well be developed which
A one polarity response is assumed, which is justified employ more than ordinary skill in this art, but never-
by the stabilization provided by the capacitor 62. theless employ the basic contribution and elements of
Only the real part of Z is an influence on the quality this invention. Accordingly, patent protection should
of the gyrator. In order not to unduly degrade the per- not be essentially limited by the preferred embodiment
formance of the gyrator, Z should be larger than the disclosed, but should be as provided by law with panic-
output resistance, R01 of the associated gyrator ampli- ular reference to the accompanying claims,
fier comprising FET 27 and R29. This is indeed the case What is claimed is:
in this design for resistors 29 of up to 3K ohms. For ex-
 6Q 1. A gyrator circuit comprising a first and a second
ample, for R29 = 2K ohms, Z = 300K ohms and R0 = gyrator amplifier, each comprising a first field effect
230K ohms. transistor to amplify signals, the output of each said
The output resistance of the basic gyrator amplifier first and second gyrator amplifier being connected to
is: the input of the other, one of the output signals of one
of the amplifiers connected to the input of the other to
R° = ' "*" SmRzs/Go apply signals phase reversed from the output signals of
Where: the one and the other connected to the input of the one
gm is the transconductance of FET 27; and to apply signals of the same phase as the output signals
3,840,829
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of the other, each said gyrator amplifier having con-
nected as the source of current to it a circuit compris-
ing an additional field effect transistor connected
source-to-drain to the drain of said field effect transis-
tor of its associated gyrator amplifier, means to sense 5
changes in current to the associated gyrator amplifier,
means to amplify said observed changes, and means to
return said amplified signals to the gate of said addi-
tional transistor so as to limit said changes in current to
relatively small changes when the changes in voltage 10
input to the associated gyrator amplifier are relatively
large.
2. The circuit as in claim 1 in which all transistors in
said circuit are field effect transistors of the same con-
ductivity type. 15
3. The circuit as in claim 1 in which at least one of
said means to amplify said' observed changes is con-
nected to a relatively large impedance effective to sta-
bilize the signals amplified against changes with fre-
quency. 20
4. The circuit as in claim 2 in which at least one of
said circuits connected as a source of current com-
prises a resistance element to sense said changes in cur-
rent with said additional field effect transistor con-
nected between said resistance element and the source- 25
to-drain circuit of the field effect transistor of the asso-
ciated gyrator amplifier, and also .comprises an ampli-
fier with the input connected to the junction of said re-
sistance element and said additional transistor and the
output connected to the gate of said additional transis- 30
tor.
5. The circuit as in claim 2 in which at least one of
said circuits connected as a source of current com-
prises said additional field effect transistor with the
source connected to the source-to-drain circuit of the
field effect transistor of the associated gyrator amplifier
and a differential amplifier with one input connected to
the gate of said additional transistor and the other input
connected to the source of said additional transistor,
the output of said differential amplifier also being con-
nected to the gate of said additional transistor.
6. The circuit as in claim 5 in which the input circuit
to said differential amplifier contains a source of refer-
ence potential to thereby control the nominal level of
current through said additional field effect transistor.
7. The circuit as in claim 4 in which said signals
sensed from said resistance element are connected to
the gate of one field effect transistor, the output of said
one field effect transistor is connected to the gate of a
second field effect transistor, and the output of said
second field effect transistor is connected across a rela-
tively large capacitor to a source of reference potential
and is connected to the gate of a third field effect tran-
sistor, and in which said third field effect transistor is
connected to the gate of said additional field effect
transistor. . . •
8. The circuit as in claim 7 in which all transistors in
said circuit are p-channel metal oxide semiconductor
field effect transistors. * '. .
* * * * *
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